ARAS: Asynchronous RISC Architecture Simulator1
نویسندگان
چکیده
In this paper, an asynchronous pipeline instruction simulator, ARAS is presented. With this sim-ulator, one can design selected instruction pipelines and check their performance. Performance measurements of the pipeline connguration are obtained by simulating the execution of benchmark programs on the machine architectures developed. Depending on the simulation results obtained by using ARAS, the pipeline connguration can be altered to improve its performance. Thus, one can explore the design space of asynchronous pipeline architectures.
منابع مشابه
ARAS: asynchronous RISC architecture simulator
In this paper, an asynchronous pipeline instruction simulator, ARAS is presented. With this simulator, one can design selected instruction pipelines and check their performance. Performance measurements of the pipeline configuration are obtained by simulating the execution of benchmark programs on the machine architectures developed. Depending on the simulation results obtained by using ARAS, t...
متن کاملSurvey of the Counterflow Pipeline Processor Architectures
11. T H E ORIGINAL CFPP Abstract The Counterflow Pipeline Processor (CFPP) Architecture is a RISC-based pipeline processor [ l I. I t was proposed in 1994 as asynchronous processor architecture. Recently, researches have implemented it as synchronous processor architecture and later improved its design in terms of speed and performance by reducing average execution latency of instructions and m...
متن کاملCounterrow Pipeline Processor Architecture Counterrow Pipeline Processor Architecture
The counter ow pipeline processor architecture (cfpp) is a proposal for a family of microarchitectures for risc processors. The architecture derives its name from its fundamental feature, namely that instructions and results ow in opposite directions within a pipeline and interact as they pass. The architecture seeks geometric regularity in processor chip layout, purely local control to avoid p...
متن کاملSelf-Timed Architecture of a Reduced Instruction Set Computer
An advanced Self-Timed Reduced Instruction Set Computer (ST-RISC) architecture is described. It is designed hierarchically, and is formally specified functionally at the various levels by a CSP-like language. The architectural features include decoupled data and branch processors, delayed branches with variable delay, unified data path and control, efficient non-redundant handshaking protocols,...
متن کاملTowards an Asynchronous MIPS Processor
MIPS refers to a series of industry-standard, high-performance, low-power, 32and 64-bit RISC microprocessor architectures and cores for embedded systems produced by MIPS Technologies, Inc. A highly scalable architecture and a flexible licensing strategy render MIPS a very diverse design which wins across a broad spectrum of embedded markets. Examples include Sony PlayStation, Cisco Routers HP S...
متن کامل